



Attorney Docket No.: YOR920030604US1

IF W

THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application

Applicant(s): Luk et al.  
Docket No: YOR920030604US1  
Serial No.: 10/751,713  
Filing Date: January 5, 2004  
Group: 2818  
Examiner: Unassigned

I hereby certify that this paper is being deposited on this date with the U.S. Postal Service as first class mail addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450

Signature: Bohrett Blak Date: August 5, 2004

Title: **3T1D MEMORY CELLS USING GATED DIODES AND METHODS OF USE THEREOF**

INFORMATION DISCLOSURE STATEMENT

Commissioner of Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

Pursuant to 37 C.F.R. §§1.56, 1.97 and 1.98, Applicants' attorney wishes to bring to the attention of the Patent and Trademark Office the following documents listed on the accompanying PTO Form 1449.


Other Documents

1. Luk et al., "Gated Diode Memory Cells," Serial Number 10/735,061 (filed December 11, 2003).
2. Luk et al., "Amplifiers Using Gated Diodes," Serial Number 10/751,714 (filed January 5, 2004).

In the event of non-payment or improper payment of a required fee, the Commissioner is authorized to charge or the credit **International Business Machines Corporation's Deposit Account No. 50-0510** as required to correct the error.

The filing of this Information Disclosure Statement shall not be construed as a representation that a search has been made, or as an admission that the information cited is considered to be material to patentability or as a representation that no other material information exists.

Respectfully submitted,



Robert J. Mauri  
Attorney for Applicant(s)  
Reg. No. 41,180  
Ryan, Mason & Lewis, LLP  
1300 Post Road, Suite 205  
Fairfield, CT 06824  
(203) 255-6560

Date: August 5, 2004

LIST OF PUBLICATIONS FOR  
APPLICANT'S INFORMATION  
DISCLOSURE STATEMENT

Applicant(s): Luk et al.  
 Docket No.: YOR920030604US1  
 Serial No.: 10/751,713  
 Filing Date: January 5, 2004  
 Group: 2818

## U.S. PATENT DOCUMENTS

EXAMINER				FILING DATE
INITIAL	DOCUMENT NO.	DATE	NAME	IF APPROPRIATE

## FOREIGN PATENT DOCUMENTS

EXAMINER				TRANSLATION	
INITIAL	DOCUMENT NO.	DATE	COUNTRY	CLASS/SUBCLASS	YES NO

## OTHER DOCUMENTS

EXAMINER		REF NO.	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
INITIAL			

\_\_\_\_ Luk et al., "Gated Diode Memory Cells," Serial No. 10/735,061 (filed December 11, 2003).

\_\_\_\_ Luk et al., "Amplifiers Using Gated Diodes," Serial No. 10/751,714 (filed January 5, 2004).

Examiner

Date Considered

**Examiner:** Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.